App. No.: 10/695,969

AMENDMENTS TO THE CLAIMS

The following listing of claims replaces all prior listings of claims in the present application.

What is claimed is:

- 1. (Previously Presented) A semiconductor integrated circuit, comprising:
 - a silicon substrate;
- a silicon epitaxial layer that touches the surface of said silicon substrate and has a lower resistivity than the resistivity of said silicon substrate;

first and second circuit sections formed in said silicon epitaxial layer; and

- a device isolation region projecting from said silicon substrate up to a surface of each of said first and second circuit sections between said first and second circuit sections.
- 2. (Previously Presented) The semiconductor integrated circuit according to Claim 1, wherein the resistivity of said silicon substrate is between 20 and 100 times the resistivity of said silicon epitaxial layer.
- 3. (Previously Presented) The semiconductor integrated circuit according to Claim 2, wherein the resistivity of said silicon substrate is between 50 and 100 times the resistivity of said silicon epitaxial layer.
- 4. (Canceled)

App. No.: 10/695,969

- 5. (Original) The semiconductor integrated circuit according to Claim 1, wherein a digital circuit is formed on said first circuit section, and an analog circuit is formed on said second circuit section.
- 6-10. (Canceled).
- 11. (Previously Presented) The semiconductor integrated circuit according to Claim 1, wherein said silicon epitaxial layer is a single layer.
- 12. (New) The semiconductor integrated circuit according to Claim 1, wherein said silicon epitaxial layer is a p-type bulk epitaxial layer.
- 13. (New) The semiconductor integrated circuit according to Claim 12, wherein said silicon substrate comprises a p-type bulk substrate.
- 14. (New) The semiconductor integrated circuit according to Claim 13, wherein a first impurity concentration of the p-type bulk substrate is one-hundredth or less a second impurity concentration of the p-type bulk epitaxial layer.
- 15. (New) The semiconductor integrated circuit according to Claim 13, wherein said silicon substrate has a thickness of 0.7mm and a resistivity of 1000 Ohm cm.

App. No.: 10/695,969

16. (New) The semiconductor integrated circuit according to Claim 12, wherein said p-type bulk epitaxial layer is formed by a chemical vapor deposition method.

17. (New) The semiconductor integrated circuit according to Claim 12, wherein said silicon epitaxial layer has a thickness of 5 micrometers and a resistivity of 10 Ohm – cm.